By Norman G. Einspruch

Contains contributions from a dozen pros from the inner most area and academia. Discusses numerous machine physics subject matters of specific curiosity to and college researchers in electric engineering, machine technological know-how, and digital fabrics. Emphasizes actual description, mode

Show description

Read or Download Advanced MOS Device Physics PDF

Best engineering & transportation books

Advanced MOS Device Physics

Includes contributions from a dozen execs from the deepest area and academia. Discusses numerous machine physics themes of specific curiosity to and college researchers in electric engineering, laptop technology, and digital fabrics. Emphasizes actual description, mode

Civil Engineering for Underground Rail Transport

This paintings includes contributions from specialists within the box on such facets as direction and station making plans, diaphragm partitions, tunnelling, and civil defence standards

Additional resources for Advanced MOS Device Physics

Example text

Gildenblat and Dr. D. Soo for reviewing the manuscript. REFERENCES 1. 2. 3. 4. 5. 6. 7. 8. 9. 10. 11. 12. 13. 14. 15. 16. 17. 18. D. Kahng and M. M. " D R C , Pittsburgh, Pennsylvania, 1960. R. H. Dennard, F. H. Gaensslen, H. N. Yu, V. L. Rideout, E. Bassous, and A. R. LeBlanc, Design of ion-implanted MOSFETs with very small physical dimensions. IEEE J. SolidState Circuits SC-9, 256-268 (1974). P. K. Chatterjee, W. R. Hunter, T. C. Holloway, and Y. T. Lin, The impact of scaling laws on the choice of ^-channel and p-channel for MOS VLSI.

A second technique is to amorphize the silicon itself to a depth of several tenths of a micrometer prior to the boron implantation using a silicon implant [28]. The a m o r p h o u s layer effectively prevents any channel­ ing, and subsequent annealing at a low temperature (typically 600°C) is sufficient to achieve recrystallization by solid-phase epitaxy. The second category, techniques to limit the thermal redistribution of boron, generally require a greater change to the process architecture.

7. Eventually they meet, causing the drain current to saturate. This is the normal mode of operation of the depletion-mode transistor. , the channel is buried). This means that carrier scattering is reduced, giving a high channel mobility, although the device transconductance may be lower + gate source drain n - t y p e s u r f a c e layer p-substrate Fig. 7. Structure of depletion-mode N M O S transistor. 53 2. Current Trends in MOS Process Integration due to the reduced gate-to-channel capacitive coupling.

Download PDF sample

Rated 4.64 of 5 – based on 24 votes